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There has been a growing interest in defining models of automata enriched with time. For instance,
timed automata were introduced as automata extended with clocks. In this paper, we study models of
timed finite state machines (TFSMs), i.e., FSMs enriched with time, which accept timed input words
and generate timed output words. Here we discuss some models of TFSMs with a single clock:
TFSMs with timed guards, TFSMs with timeouts, and TFSMs with both timed guards and timeouts.
We solve the problem of equivalence checking for all three models, and we compare their expressive
power, characterizing subclasses of TFSMs with timed guards and of TFSMs with timeouts that are
equivalent to each other.
1 Introduction
Finite automata (FA) and finite state machines (FSMs) are formal models widely used in the practice of
engineering and science, e.g., in application domains ranging from sequential circuits, communication
protocols, embedded and reactive systems, to biological modelling.
Since the 90s, the standard classes of FA have been enriched with the introduction of time constraints
to represent more accurately the behaviour of systems in discrete or continuous time. Timed automata
(TA) are such an example: they are finite automata augmented with a number of resettable real-time
clocks, whose transitions are triggered by predicates involving clock values [1].
More recently, timed models of FSMs have been proposed in the literature by the introduction of
time constraints such as timed guards or timeouts. Timed guards restrict the input/output transitions to
happen within given time intervals. In particular, the timed FSM proposed in [5, 3, 4] features: one clock
variable, time constraints to limit the time elapsed at a state, and clock reset when a transition is executed.
The timed FSM proposed in [7, 6] features: one clock variable, time constraints to limit the time
elapsed when an output has to be produced after an input has been applied to the FSM, clock reset when
an output is produced, timeouts. The meaning of timeouts is the following: if no input is applied at a
current state for some timeout period, the timed FSM moves from the current state to another state using
a timeout function; e.g., timeouts are common in telecommunication protocols and systems.
TA and TFSMs are also used when deriving tests for discrete event systems. However, methods
for deriving complete finite test suites with a guaranteed fault coverage exist only for TFSMs, therefore
TFSMs are preferred over TA and other models, when the derivation of complete tests is required.
In this paper, we investigate some models of TFSMs with a single clock: TFSMs with only timed
guards, TFSMs with only timeouts, and TFSMs with both timed guards and timeouts. We solve the
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problem of equivalence checking for all three models, we compare their expressive power, and we char-
acterize subclasses of TFSMs with timed guards and of TFSMs with timeouts that are equivalent to each
other. These results are obtained by introducing relations of bisimulation that define untimed finite state
machines whose states include information on the clock regions. This is reminiscent of the region graph
construction used to prove that in timed automata the verification questions (e.g., expressed by safety
properties) have the same answer for all the clock valuations in the same clock region [1]. In our case,
we are able to prove a stronger result: the timed behaviours of two timed FSMs are equivalent if and only
if the behaviours of the companion untimed FSMs are equivalent. So our models of timed FSMs strike a
good balance between expressivity and computational complexity.
2 Timed FSM Models
Let A be a finite alphabet, and let R+ be the set of non-negative reals. A timed symbol is a pair (a, t) where
t ∈ R+ is called the timestamp of the symbol a ∈ A. A timed word is then defined as a finite sequence
(a1, t1)(a2, t2)(a3, t3) . . . of timed symbols where the sequence of timestamps t1t2t3 . . . is increasing. All
the timed models considered in this paper are input/output machines that operate by reading a timed input
word (i1, t1)(i2, t2) . . . (ik, tk) defined on some input alphabet I, and producing a corresponding timed
output word (o1, t1) (o2, t2) . . . (ok, tk) on some output alphabet O. The production of outputs is assumed
to be instantaneous: the timestamp of the j-th output o j is the same of the j-th input i j. Models where
there is a delay between reading an input and producing the related output are possible but not considered
in this paper. Given a timed word (a1, t1)(a2, t2) . . . (ak, tk), Untime((a1, t1)(a2, t2) . . . (ak, tk)) = a1a2 . . .ak
denotes the word obtained when deleting the timestamps.
A timed possibly non-deterministic and partial FSM (TFSM) is an FSM augmented with a clock.
The clock is a real number that measures the time delay at a state, and its value is reset to zero when
a transition is executed. In this section we first introduce the TFSM model with timed guards given
in [3, 5] and the TFSM model with timeouts given in [7, 9]. Then, we define a TFSM model with both
timed guards and timeouts that subsumes the other two. In addition, we study the equivalence problem
for each of the three TFSM models.
2.1 TFSM with timed guards
A timed guard defines the time interval when a transition can be executed. Intuitively, a TFSM in the
present state s and accepting input i at a time t satisfying the timed guard responds with output o and
moves to the next state s′, while the clock is reset to 0 and restarts advancing in state s′.
Definition 1 (TFSM with Timed Guards [3, 5]). A TFSM with timed guards is a tuple M = (S, I,O,λS,s0)
where S, I, and O are finite disjoint non-empty sets of states, inputs and outputs, respectively, s0 is the
initial state, λS ⊆ S× I ×Π×O× S is a transition relation where Π is the set of input timed guards.
Each guard in Π is an interval g = 〈tmin, tmax〉 where tmin is a nonnegative integer, while tmax is either a
nonnegative integer or ∞, tmin ≤ tmax, and 〈∈
{
(, [
}
while 〉 ∈
{
), ]
}
.
The timed state of a TFSM is a pair (s,x) such that s ∈ S is a state of M and x ∈ R+ is the current
value of the clock. Transitions between timed states can be of two types:
• timed transitions of the form (s,x) t−→ (s,x+ t) where t ∈ R+, representing the fact that a delay of
t time units has elapsed without receiving any input;
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• input/output transitions of the form (s,x) i,o−→ (s′,0), representing reception of the input symbol
i ∈ I, production of the output o ∈ O and reset of the clock. An input/output transition can be
activated only if there exists a tuple (s, i,〈tmin, tmax〉,o,s′) ∈ λS such that x ∈ 〈tmin, tmax〉.
A timed run of a TFSM with timed guards M interleaves timed transitions with input/output transi-
tions. Given a timed input word v = (i1, t1)(i2, t2) . . . (ik, tk), a timed run of M over v is a finite sequence
ρ = (s0,0)
t1−→ (s0, t1)
i1,o1
−−→ (s1,0)
t2−t1−−−→ (s1, t2 − t1)
i2,o2
−−→ (s2,0)
t3−t2−−−→ . . .
ik ,ok
−−→ (sk,0) such that s0 is the
initial state of M, and for every j ≥ 0 (s j,0) t j+1−t j−−−−→ (s j, t j+1− t j) i j+1,o j+1−−−−−→ (s j+1,0) is a valid sequence of
transitions of M. The timed run ρ is said to accept the timed input word v = (i1, t1)(i2, t2) . . . (ik, tk) and
to produce the timed output word u = (o1, t1)(o2, t2) . . . (ok, tk). The behavior of M is defined in terms of
the input/output words accepted and produced by the machine.
Definition 2. The behavior of a TFSM M is a partial mapping BM : (I×R)∗ 7→ 2(O×R)∗ that associates
every input word w accepted by M with the set of output words BM(w) produced by M under input w.
When M is an untimed FSM the behavior is defined as a partial mapping BM : I∗ 7→ 2O∗ .
Two machines M and M′ with the same input and output alphabets are equivalent if and only if they
have same behavior, i.e, BM = BM′ .
Complete and deterministic machines. The usual definitions for FSMs of deterministic and non-
deterministic, submachine, etc., can be extended to all timed FSMs models considered here. In particular,
a TFSM is complete if for each state s, input i and value of the clock x there exists at least one transition
(s,x)
i,o
−→ (s′,0), otherwise the machine is partial. A TFSM is deterministic if for each state s, input i and
value of the clock x there exists at most one input/output transition, otherwise is non-deterministics.
For the sake of simplicity, from now on we consider only complete and deterministic machines,
leaving the treatment of partial and non-deterministic TFSM to future work. When a machine M is
deterministic and complete, we have that BM(w) is a singleton set for every input word w. Hence, we
can redefine the behavior BM as a function BM : (I×R)∗ 7→ (O×R)∗ that associates every input word
w = (i1, t1)(i2, t2) . . . (ok, tk) with the unique output word BM(w) produced by M under input w.
Moreover, we can consider the transition relation of the machine as a complete function λS : S× I×
R
+ 7→ S×O that takes as input the current state s, the delay t and the input symbol i and produces the
(unique) next state and output symbol λS(s, t, i) = (s′,o) such that (s,0) t−→ (s, t) i,o−→ (s′,0). With a slight
abuse of the notation, we can extend it to a function λS : S× (I×R+)∗ 7→ S×O∗ that takes as inputs the
initial state s and a timed word w, and returns the state reached by the machine after reading w and the
generated output word. We will use s w,u−−→ s′ as a shorthand for λS(s,w) = (s′,u).
Equivalence checking of TFSM with timed guards. In this section we show how to solve the equiv-
alence problem of TFSM with guards by reducing it to the equivalence problem of untimed FSM. We
proceed in three steps: first, we show how to build an “abstract” FSM from a TFSM with guards; then we
define an appropriate notion of bisimulation to compare TFSM with guards with untimed FSM; finally,
from the properties of the bisimulation relation, we conclude that two TFSM with guards are equivalent
if and only if their abstractions are equivalent.
Now, let M be a TFSM with guards. We define max(M) as the greatest integer constant (different
from ∞) appearing in the guards of λS. For any natural number N ≥ max(M), we define IN as the set of
intervals IN = {[n,n] | n ≤ N}∪{(n,n+1) | 0 ≤ n < N}∪{(N,∞)}. The discrete abstraction of a TFSM
with guards will take as inputs pairs of the form (i,〈n,n′〉) where i is the actual input and 〈n,n′〉 ∈ IN an
interval representing the time delay.
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s0 s1
[0,1] : i/o1 (1,∞) : i/o2
[1,∞) : i/o1
[0,1) : i/o2
(a) TFSM with timed guards M
s0 s1
i, [0,0]/o1
i,(0,1)/o1
i, [1,1]/o1 i,(1,∞)/o2
i, [1,1]/o1
i,(1,∞)/o1
i, [0,0]/o2
i,(0,1)/o2
(b) Abstract untimed FSM A1M
Figure 1: IN-abstraction of TFSM with timed guards.
Definition 3. Given a TFSM with timed guards M = (S, I,O,λS,s0) and a natural number N ≥ max(M),
we define the abstract FSM ANM = (S, I×IN ,O,λA,s0) as the untimed FSM such that (s,(i,〈n,n′〉),o,s′)∈
λA if and only if (s, i,〈t, t ′〉,o,s′) ∈ λS for some guard 〈t, t ′〉 such that 〈n,n′〉 ⊆ 〈t, t ′〉.
Figure 1 shows an example of a simple TFSM with timed guards and of the corresponding IN-
abstraction (for N = 1). We cannot directly compare the behavior of a timed FSM with the behavior of
its untimed abstraction, since the former accepts timed input words on I and the latter accepts untimed
input words on I× IN . For this reason, we need to introduce the notion of abstraction of a timed word.
Definition 4. Given a finite alphabet A, a finite timed word v = (a1, t1) (a2, t2)(a3, t3) . . . (am, tm), an
integer N and the set of intervals IN , we define its IN-abstraction as the finite word IN(v) = (a1,〈n1,n′1〉)
(a2,〈n2,n
′
2〉)(a3,〈n3,n
′
3〉) . . . (am,〈nm,n
′
m〉) such that ti− ti−1 ∈ 〈ni,n′i〉 for every 1 ≤ i ≤ m.
IN-bisimulation connects states of a timed FSM with states of an untimed FSM.
Definition 5. Given a TFSM with timed guards T = (S, I,O,λS,s0), an untimed FSM U = (R, I ×
IN ,O,λR,r0), an integer N ≥ max(T ) and the set of intervals IN , an IN-bisimulation is a relation ∼⊆
S×R that respects the following conditions:
1. for every pair of states s ∈ S and r ∈ R such that s ∼ r, if (s, i,〈t, t ′〉,o,s′) ∈ λS, then for every
〈n,n′〉 ∈ IN such that 〈n,n′〉 ⊆ 〈t, t ′〉 there exists a transition (r,(i,〈n,n′〉),o,r′) ∈ λR such that
r′ ∼ s′;
2. for every pair of states s ∈ S and r ∈ R such that s ∼ r, if (r,(i,〈n,n′〉),o,r′) ∈ λR then there exists
a transition (s, i,〈t, t ′〉,o,s′) ∈ λS such that 〈n,n′〉 ⊆ 〈t, t ′〉 and r′ ∼ s′.
T and U are IN-bisimilar if there exists an IN-bisimulation ∼⊆ S×R such that s0 ∼ r0.
IN-bisimilar machines have the same behavior, as formally proved by the following lemma.
Lemma 1. Given a TFSM with timed guards T = (S, I,O,λS,s0) and an untimed FSM U = (R, I ×
IN ,O,λR,r0), if there exists an IN-bisimulation ∼ such that s0 ∼ r0 then for every timed input word
v = (i1, t1)(i2, t2)(i3, t3) . . . (im, tm) we have that Untime(BT (v)) = BU(IN(v)).
Proof. We prove the lemma by showing that “for every pair of states s ∼ r and timed word v, λS(s,v) =
(s′,w) if and only if λR(r,IN(v)) = (r′,Untime(w)) with s′ ∼ r′”.
We prove the claim by induction on the length m of the input word v. Suppose m = 1,v = (i1, t1)
and λS(s,(i1, t1)) = (s1,(o1, t1)) = (s1,w). By the definition of TFSM with timed guards, we have that
there exists a transition (s, i,〈t, t ′〉,o1,s1) ∈ λS such that t1 ∈ 〈t, t ′〉. Since s ∼ r, by the definition of
IN-bisimulation we have that there exists a transition (r,(i,〈n1,n′1〉),o1,r1) ∈ λR) with t1 ∈ 〈n1,n′1〉 and
s1 ∼ r1. Since IN(v) = (i1,〈n1,n′1〉), we have that λR(r,(i1,〈n1,n′1〉)) = (r1,o1) and the claim is proved.
Now, suppose the claim holds for all natural numbers up to m−1, and let v = (i1, t1) . . . (im−1, tm−1)
(im, tm) = v′(im, tm). Suppose that λS(s,v′) = (sm−1,w′) and that λS(sm−1,(im, tm− tm−1)) = (sm,(om, tm−
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tm−1)): by inductive hypothesis, we have that λR(r,IN(v′)) = (rm−1,Untime(w′)) and that λR(rm−1,
IN(im, tm−tm−1))= (rm,om) with sm−1 ∼ rm−1 and sm ∼ rm. This implies that λS(s,v) = λS(s,v′(im, tm))=
(sm,w
′(om, tm)) = (sm,w) and λR(r,IN(v)) = λR(r,IN(v′(im, tm))) = (rm,Untime(w′)om) =
(rm,Untime(w)) with sm ∼ rm, and thus that the claim holds also for m.
To conclude the proof of the Lemma it is sufficient to recall that from the definition of behaviour we
have that BT (v) =w if and only if λS(s0,v) = (sm,w) for some state sm ∈ S. From s0 ∼ r0 we can conclude
that λR(r0,IN(v)) = (rm,Untime(w)) and thus that BU(IN(v)) = Untime(w) = Untime(BT (v)).
Lemma 2. A TFSM with timed guards M is IN-bisimilar to the abstract FSM ANM.
Proof. The identity relation on S is an IN-bisimulation for M and ANM.
Theorem 1. Let M and M′ be two TFSM with timed guards and let N be such that N ≥ max(M) and
N ≥ max(M′). Then M and M′ are equivalent if and only if the two abstract FSM ANM and ANM′ are
equivalent.
Proof. By Lemma 2 we have that M is IN-bisimilar to ANM and that M′ is IN-bisimilar to ANM′ . We first
show that if M and M′ are equivalent, then ANM and ANM′ are equivalent. Under the assumption that M and
M′ are complete and deterministic, we have that M and M′ are equivalent if for every timed input word
v, BM(v) = BM′(v). By Lemma 1 we have that Untime(BM(v)) = BANM(I(v)) and that Untime(BM′(v)) =
BANM′ (I(v)). This implies that BANM(I(v)) = BANM′ (I(v)). Since for every untimed word w over the alphabet
I× IN it is possible to find a timed word v over the alphabet I such that w = IN(v), we can conclude that
ANM and ANM′ are equivalent.
For the converse implication, suppose by contradiction that ANM and ANM′ are equivalent but M and
M′ are not. This means that there exists a timed input word v = (i1, t1) . . . (im, tm) such that BM(v) 6=
BM′(v). Let BM(v) = w = (o1, t1) . . . (om, tm) and BM′(v) = w′ = (o′1, t1) . . . (o′m, tm). Notice that, by the
definition of TFSM with timed guards, w and w′ must have the same timestamps (outputs are produced
istantaneuously), and thus they must differ on the produced output symbols. This implies that there exists
at least one index 1≤ j ≤m such that o j 6= o′j and hence that Untime(w) 6= Untime(w′). By Lemma 1 we
have that BANM(I(v)) = Untime(w) and that BANM′ (I(v)) = Untime(w
′). Hence, BANM(I(v)) 6= BANM′ (I(v)), in
contradiction with the hypothesis that ANM and ANM′ are equivalent.
2.2 TFSM with timeouts
Definition 6 (TFSM with Timeouts [7, 9]). A TFSM with timeouts is a 6-tuple M = (S, I,O,λS,s0,∆S)
where S, I, and O are finite disjoint non-empty sets of states, inputs and outputs, respectively, s0 is the
initial state, λS ⊆ S× I×O×S is a transition relation and ∆S : S→ S×(N≥1∪{∞}) is a timeout function.
Transitions of TFSM with timeouts can be triggered not only by the reception of an input, but also
by timeouts. When the machine enters a state s it resets the clock to 0. If an input i is received before the
timeout ∆S (s)↓N expires and a transition (s, i,o,s′) ∈ S× I×O×S exists, then the machine produces o,
moves to state s′ while resetting the clock at s′ to 0. If no input is received before the timeout ∆S (s)↓N
expires, then the TFSM will move to the state specified by the timeout function ∆S (s)↓S and reset the
clock to 0. If ∆S (s)↓N = ∞, then the machine can stay at state s infinitely long waiting for an input.
A timed state of a TFSM with timeouts is a pair (s,x) ∈ S×R+ with the additional constraint that
x < ∆S(s)↓N (the value of the clock cannot exceed the timeout). Timed and input/output transitions are
defined as follows.
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M q0 q1
i/o1
t = 3
t = 2
i/o2
(a) FSM with timeouts
AM q0,0 q0,1 q0,2
q1,0q1,1
i/o1
1/1
i/o1
1/1
i/o1
1/1
i/o2
1/1
i/o21/1
(b) 1-abstract FSM
Figure 2: Example of 1-abstraction of a TFSM with timeouts.
• The timed transition relation t−→ is the smallest relation closed under the following properties:
– for every timed state (s,x) and delay t ≥ 0, if x+ t < ∆S(s)↓N, then (s,x)
t
−→ (s,x+ t);
– for every timed state (s,x) and delay t ≥ 0, if x + t = ∆S(s)↓N, then (s,x)
t
−→ (s′,0) with
s′ = ∆S(s)↓S;
– if (s,x) t1−→ (s′,x′) and (s′,x′) t2−→ (s′′,x′′) then (s,x) t1+t2−−−→ (s′′,x′′).
• The input/output transition relation i,o−→ is such that (s,x) i,o−→ (s′,0) if and only if (s, i,o,s′) ∈ λS
and x < ∆S(s)↓N.
The definition of timed run, behavior, complete and deterministic machine given in Section 2.1 for TFSM
with timed guards can be extended to TFSM with timeouts.
Equivalence checking of TFSM with timeouts. We solve the equivalence problem for TFSM with
timeouts using the same approach we used in Section 2.1 for TFSM with timed guards: we reduce the
problem to the equivalence of standard FSM by an appropriate notion of “abstract” untimed FSM.
In the case of a TFSM with timeouts M, the constant max(M) is defined as the greatest timeout value
of the function ∆S different from ∞. States of the abstract FSM will be pairs (s,n) where s is a state of
M and n is a natural number ranging from 0 to max(M)−1 abstracting the clock value. Transitions can
be either standard input/output transitions labelled with pairs from I×O or “time elapsing” transitions
labelled with the special pair (1,1) representing a one time-unit delay without inputs (see also [9]).
Definition 7. Given a TFSM with timeouts M = (S, I,O,λS,s0,∆S), let N = max(M)− 1. We define the
1-abstract FSM AM = (S×{0, . . . ,N}, I∪{1},O∪{1},λA,(s0,0)) as the untimed FSM such that:
• (s,n)
1,1
−−→ (s,n+1) if and only if n+1 < ∆S(s)↓N < ∞;
• (s,n)
1,1
−−→ (s′,0) if and only if ∆S(s) = (s′,n+1);
• (s,0) 1,1−−→ (s,0) if and only if ∆S(s)↓N = ∞;
• (s,n)
i,o
−→ (s′,0) if and only if (s, i,o,s′) ∈ λS.
Figure 2 shows an example of a TFSM with timeouts and its 1-abstraction. In this case the un-
timed abstraction accepts untimed input words on I ∪{1} where the delay is implicitly represented by
sequences of the special input symbol 1 interleaved with the occurrences of the original input symbols
from I. A sequence of n 1 in a row represents a delay t included in the right-open interval [n,n+1).
To compare timed words with untimed ones, we need to introduce the following notion of abstraction
of a timed word. Given a real number t ∈ R, we denote with ⌊t⌋ the integer part of t, and with 1⌊t⌋ a
(possibly empty) sequence of ⌊t⌋ delay symbols 1.
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Definition 8. Given a finite alphabet A and a finite timed word v = (a1, t1) (a2, t2)(a3, t3) . . . (am, tm), we
define its 1-abstraction as the finite word 1(v) = 1⌊t1⌋a11⌊t2−t1⌋ . . .1⌊t j−t j−1⌋a j1⌊t j+1−t j⌋ . . .1⌊tm−tm−1⌋am.
1-bisimulation connects timed states (s,x) of a timed FSM with states of an untimed FSM.
Definition 9. Given a TFSM with timeouts T = (S, I,O,λS,s0,∆S) and an untimed FSM U = (R, I ∪
{1},O∪{1},λR,r0), a 1-bisimulation is a relation ∼⊆ (S×R+)×R that respects the following condi-
tions for every pair of states (s,x) ∈ S×R+ and r ∈ R such that (s,x) ∼ r:
1. if (s,x) t−→ (s′,x′) with ⌊x+ t⌋= ⌊x+1⌋ then there exists r′ ∈ R such that r 1,1−−→ r′ and (s′,x′)∼ r′;
2. if r 1,1−−→ r′ then for every t such that ⌊x+ t⌋ = ⌊x+1⌋ there exists (s′,x′) ∈ S×R+ such that
(s,x)
t
−→ (s′,x′) and (s′,x′)∼ r′;
3. if (s,x) t−→ (s,x + t) i,o−→ (s′,0) with ⌊x⌋ = ⌊x+ t⌋ then there exists r′ ∈ R such that r i,o−→ r′ and
(s′,0)∼ r′;
4. if r i,o−→ r′ then for every t ∈ R such that ⌊x⌋ = ⌊x+ t⌋ there exists (s′,0) ∈ S×R+ such that
(s,x)
t
−→ (s,x+ t)
i,o
−→ (s′,0) and (s′,0)∼ r′.
T and U are 1-bisimilar if there exists a 1-bisimulation ∼⊆ S×R such that (s0,0) ∼ r0.
To understand the previous conditions, notice that ⌊x+ t⌋= ⌊x+1⌋ implies 1 ≤ t < 2 and that ⌊x⌋=
⌊x+ t⌋ implies 0 ≤ t < 1. Therefore condition 1. refers to a timed transition in T of length 1 ≤ t < 2,
which corresponds to the existence of a 1,1-transition in U . Similarly, condition 3. refers in T to a timed
transition of length 0 ≤ t < 1 followed by an input-output transition, which corresponds to an input-
output transition in U . Finally, condition 2. refers to a 1,1-transition in U , which corresponds to timed
transitions in T with 1 ≤ t < 2; condition 4. refers to an input-output transition in U , which corresponds
in U to timed transitions with 0 ≤ t < 1 followed by an input-output transition. The timed transitions for
t ≥ 2 are handled by induction in the following Lemma 3.
Lemma 3. Given a TFSM with timeouts T =(S, I,O,λS,s0,∆S) and an untimed FSM U = (R, I∪{1},O∪
{1},λR,r0), every 1-bisimulation relation ∼⊂ (S×R+)×R respects the following properties for every
(s,0) ∼ r and t ≥ 1:
(i) if (s,0) t−→ (s′,x′) then there exists r′ such that (s′,x′)∼ r′ and r 1,1
⌊t⌋
−−−→ r′;
(ii) if r 1,1⌊t⌋−−−→ r′ then there exists (s′,x′)∼ r′ such that (s,0) t−→ (s′,x′).
Proof. The proof is by induction on ⌊t⌋. For the basis of the induction, suppose ⌊t⌋ = 1 (1 ≤ t < 2)
and let (s,0) ∼ r. The two properties are a direct consequence of the definition of 1-bisimulation. By
condition 1 of Definition 9, we have that for every 1 ≤ t < 2, (s,0) t−→ (s′,x′) implies that there exists
r′ such that (s′,x′) ∼ r′ and r 1,1−−→ r′. By condition 2 of Definition 9, we have that for every 1 ≤ t < 2,
r
1,1
−−→ r′ implies that there exists (s′,x′)∼ r′ such that (s,0) t−→ (s′,x′).
For the inductive case, suppose that ⌊t⌋ ≥ 2 and that the Lemma holds for ⌊t−1⌋ ≥ 1. Now, let
(s,0) t−→ (s′,x′) and consider the timed state (s′′,x′′) such that (s,0) t−1−−→ (s′′,x′′) 1−→ (s′,x′). By inductive
hypothesis we have that there exists r′′ such that (s′′,x′′) ∼ r′′ and r 1,1
⌊t−1⌋
−−−−→ r′′. By condition 1 of
Definition 9, we have that there exists r′ such that (s′,x′) ∼ r′ and r′′ 1,1−−→ r′ and thus that r 1,1
⌊t⌋
−−−→ r′.
To prove property (ii), suppose r 1,1
⌊t⌋
−−−→ r′ and consider the state r′′ such that r 1,1
⌊t−1⌋
−−−−→ r′′
1,1
−−→ r′. By
inductive hypothesis we have that there exists (s′′,x′′) ∼ r′′ such that (s,0) t−1−−→ (s′′,x′′). By condition 2
of Definition 9 it is possible to find a state (s′,x′) such that (s′,x′)∼ r′ and (s′′,x′′) 1−→ (s′,x′). This shows
that (s,0) t−→ (s′,x′) and concludes the proof.
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1-bisimilar machines have the same behavior, as formally proved in the following.
Lemma 4. Given a TFSM with timeouts T =(S, I,O,λS,s0,∆S) and an untimed FSM U = (R, I∪{1},O∪
{1},λR,r0), if there exists a 1-bisimulation ∼ such that (s0,0) ∼ r0 then for every timed input word
v = (i1, t1) . . . (im, tm) we have that 1(BT (v)) = BU(1(v)).
Proof. We prove the lemma by showing that “ for every pair of states s∈ S and r ∈ R such that (s,0)∼ r
and timed word v, λS(s,v) = (s′,w) if and only if λR(r,1(v)) = (r′,1(w)) with (s′,0)∼ r′”.
We prove the claim by induction on the length m of the input word. Suppose m = 1, v = (i1, t1)
and w = (o1, t1). By the definition of TFSM with timeouts we have that λS(s,(i1, t1)) = (s1,(o1, t1)) if
and only if there exists a timed state (s′,x′) such that (s,0) t1−→ (s′,x′) i1,o1−−→ (s1,0). To prove the direct
implication, suppose λS(s,v) = (s′,w). We distinguish between two cases depending on the value of t1.
• If t1 < 1, by condition 3. of the definition of 1-bisimulation, there exists r1 ∈ R such that r
i1,o1
−−→ r1.
Hence, λR(r,1(i1, t1)) = (r1,1(o1, t1)).
• If t1 ≥ 1, by Lemma 3 (i), there exists r′ such that r 1,1
⌊t1⌋
−−−−→ r′ and (s′,x′) ∼ r′. By condition
3. of the definition of 1-bisimulation, we have that it is possible to find a state r1 ∈ R such that
r′
i1,o1
−−→ r1. This implies that under input 1⌊t1⌋i1 = 1(i1, t1) the FSM U produces the output word
1
⌊t1⌋o1 = 1(o1, t1), and thus we can conclude that λR(r,1(i1, t1)) = (r1,1(o1, t1)).
To prove the converse implication, suppose λR(r,1(i1, t1)) = (r1,o1) = (r1,1(o1, t1)). We distinguish
between two cases depending on the value of t1.
• If t1 < 1, by condition 4. of the definition of 1-bisimulation (applied with t = 0), there exists
(s1,0) ∈ S×R such that (s,0)
t1−→ (s, t1)
i1,o1
−−→ (s1,0). Hence, λS(s,(i1, t1)) = (s1,(o1, t1)).
• If t1 ≥ 1, then by the assumption λR(r,1(i1, t1)) = (r1,o1) = (r1,1(o1, t1)) there exists r′ ∈ R such
that r 1,1
⌊t1⌋
−−−−→ r′
i1,o1
−−→ r1. By Lemma 3(ii), there exists (s′,x′) ∈ S×R such that (s,0) t1−→ (s′,x′)
and (s′,x′) ∼ r′. By condition 4. of the definition of 1-bisimulation (applied with t = 0), we
have that there exists a timed state (s1,0) such that (s′,x′)
i1,o1
−−→ (s1,0). This implies that under
input (i1, t1) the TFSM T produces the timed output word (o1, t1), and thus we can conclude that
λS(s,(i1, t1)) = (s1,(o1, t1)).
To prove the inductive case, suppose m > 1, v = (i1, t1) . . . (im, tm) and w = (i1, t1) . . . (im, tm). Now,
let v′ = (i1, t1) . . . (im−1, tm−1) and w′ = (o1, t1) . . . (om−1, tm−1). By inductive hypothesis, we have that
λS(s,v′) = (sm−1,w′) if and only if λR(r,1(v′)) = (rm−1,1(w′)) and that λS(sm−1,(im, tm − tm−1)) =
(sm,(om, tm−tm−1)) if and only if λR(rm−1,1(im, tm−tm−1)) = (rm,1(om, tm−tm−1)) for some (sm−1,0)∼
rm−1 and (sm,0) ∼ rm. This implies that λS(s,v′(im, tm)) = (sm,w′(om, tm)) if and only if λR(r,1(v)) =
λR(r,1(v′(im, tm))) = (rm,1(w′)1(om, tm− tm−1)) = (rm,1(w)), and thus that the claim holds also for m.
To conclude the proof of the Lemma it is sufficient to recall that from the definition of behaviour we
have that BT (v) = w if and only if λS(s0,v) = (sm,w) for some state sm ∈ S. From (s0,0) ∼ r0 we can
conclude that λR(r0,1(v)) = (rm,1(w)) and thus that BU(1(v)) = 1(w) = 1(BT (v)).
Lemma 5. A TFSM with timeouts M is 1-bisimilar to the abstract FSM AM.
Proof. The relation ∼= {((s,x),(s,n)) | ∆S(s)↓N < ∞ and ⌊x⌋ = n}∪{((s,x),(s,0)) | ∆S(s)↓N = ∞} is a
1-bisimulation for M and AM.
Theorem 2. Let M and M′ be two TFSM with timeouts. Then M and M′ are equivalent if and only if the
two abstract FSM AM and AM′ are equivalent.
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2.3 TFSM with timeouts and timed guards
In this paper we define a new timed FSM model that incorporates both guards and timeouts. Informally,
each state of the machine has a timeout (possibly ∞) and all outgoing transitions of the state have timed
guards with upper bounds less than the state timeout. As in the other models described above, time is set
to zero when executing a transition.
Definition 10 (Timed FSM). A timed FSM S is a finite state machine augmented with timed guards
and timeouts. Formally, a timed FSM (TFSM) is a 6-tuple (S, I,O,λS,s0,∆S) where S, I, and O are finite
disjoint non-empty sets of states, inputs and outputs, respectively, s0 is the initial state, λS ⊆ S×(I×Π)×
O× S is a transition relation where Π is the set of input timed guards, and ∆S : S → S× (N∪{∞}) is a
timeout function.
Similarly to FSMs with timeouts, if no input is applied at a current state s before the timeout ∆S (s)↓N
expires, then the TFSM will move to anther state ∆S (s)↓S as prescribed by the timeout function. If
∆S (s)↓N = ∞, then the TFSM can stay at state s infinitely long waiting for an input. Similarly to FSMs
with timed guards, an input/output transition can be triggered only if the value of the clock is inside the
guard 〈tmin, tmax〉 labeling the transition. Timed transitions are thus defined as for TFSM with timeouts,
while input/output transitions are defined as for TFSM with timed guards:
• The timed transition relation t−→ is the smallest relation closed under the following properties:
– for every timed state (s,x) and delay t ≥ 0, if x+ t < ∆S(s)↓N, then (s,x)
t
−→ (s,x+ t);
– for every timed state (s,x) and delay t ≥ 0, if x + t = ∆S(s)↓N, then (s,x)
t
−→ (s′,0) with
s′ = ∆S(s)↓S;
– if (s,x) t1−→ (s′,x′) and (s′,x′) t2−→ (s′′,x′′) then (s,x) t1+t2−−−→ (s′′,x′′).
• The input/output transition relation i,o−→ is such that (s,x) i,o−→ (s′,0) if and only if there exists
(s, i,〈tmin, tmax〉,o,s′) ∈ λS such that x ∈ 〈tmin, tmax〉.
Equivalence checking of TFSM with timeouts and timed guards. We can solve the equivalence
problem for TFSM with timeouts and timed guards by combining the techniques used for TFSM with
timeouts (Section 2.2) and for TFSM with timed guards (Section 2.1). To incorporate the effect of guards
in the abstract untimed FSM, we have to use a finer granularity for the “time elapsing” transitions, which
are now labelled with the special pair (t,t), which intuitively represents a time delay 0 < t∗ < 1 without
inputs. In the case of a TFSM with timeouts and timed guards M, the constant max(M) is defined as
the maximum between the greatest timeout value of the function ∆S (different from ∞) and the greatest
integer constant (different from ∞) appearing in the guards of λS. States of the abstract FSM will be pairs
(s,〈n,n′〉) where s is a state of M and 〈n,n′〉 is either a point-interval [n,n] or an open interval (n,n+1)
from the set IN defined in 2.1 for the abstraction of TFSM with timed guards.
Definition 11. Given a TFSM with timeouts and timed guards M = (S, I,O,λS,s0,∆S), let N = max(M).
We define the t-abstract FSM AM = (S× IN , I ∪{t},O∪{t},λA,(s0, [0,0])) as the untimed FSM such
that:
• (s, [n,n])
t,t
−→ (s,(n,n+1)) if and only if n+1 ≤ ∆S(s)↓N;
• (s,(n,n+1)) t,t−→ (s, [n+1,n+1]) if and only if n+1 < ∆S(s)↓N;
• (s,(n,n+1)) t,t−→ (s′, [0,0]) if and only if ∆S(s) = (s′,n+1);
• (s,(N,∞)) t,t−→ (s,(N,∞)) if and only if ∆S(s)↓N = ∞;
• (s,〈n,n′〉)
i,o
−→ (s′, [0,0]) if and only if there exists (s, i,〈t, t ′〉,o,s′) ∈ λS such that 〈n,n′〉 ⊆ 〈t, t ′〉.
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(a) TFSM with timeouts and timed guards M
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t/t
i/o1
t/t
(b) t-Abstract untimed FSM AM
Figure 3: t-abstraction of TFSM with timeout and timed guards.
Figure 3 shows an example of a TFSM with timeouts and its t-abstraction. In this case the untimed
abstraction accepts untimed input words on I∪{t}. As for TFSM with timeouts, the delay is implicitly
represented by sequences of the special input symbol t interleaving the occurrences of the real input
symbols from I. In this case the representation of delays is more involved:
• an even number 2n of t symbols represents a delay of exactly n time units;
• an odd number 2n+1 of t symbols represents a delay t included in the open interval (n,n+1).
The notion of abstraction of a timed word captures the above intuition.
Definition 12. Let t(t) be a function mapping a delay t ∈ R to a sequence of t as follows: t(t) =
t
2t if ⌊t⌋ = t, t(t) = t2⌊t⌋+1 otherwise. Given a finite alphabet A and a finite timed word v = (a1, t1)
(a2, t2)(a3, t3) . . . (am, tm), we define its t-abstraction as the finite word t(v) = t(t1)a1t(t2 − t1) . . .t(t j −
t j−1)a jt(t j+1− t j) . . .t(tm−1− tm)am.
The definition of t-bisimulation is similar to the one of 1-bisimulation. As in Definition 9, conditions
1. and 2. formalize the connection between timed transitions and the special symbol t. The finer
granularity of the time delays allows us to simplify conditions 3. and 4.: differently from Definition 9,
we do not need to consider timed transitions (s,x) t−→ (s,x+ t) before the actual input/output transition.
Definition 13. Given a TFSM with timed guards and timeouts T = (S, I,O,λS,s0,∆S) and an untimed
FSM U = (R, I ∪{t},O∪{t},λR,r0), a t-bisimulation is a relation ∼⊆ (S×R+)×R that respects the
following conditions for every pair of states (s,x) ∈ S×R+ and r ∈ R such that (s,x) ∼ r:
1. if (s,x) t−→ (s′,x′) with 0 < t < 1 and either x ∈ N or x+ t ∈ N then there exists r′ ∈ R such that
r
t,t
−→ r′ and (s′,x′)∼ r′;
2. if r t,t−→ r′ then for every 0 < t < 1 such that either x ∈ N or x+ t ∈ N there exists (s′,x′) ∈ S×R+
such that (s,x) t−→ (s′,x′) and (s′,x′)∼ r′;
3. if (s,x) i,o−→ (s′,0) then there exists r′ ∈ R such that r i,o−→ r′ and (s′,0) ∼ r′;
4. if r i,o−→ r′ then there exists (s′,0) ∈ S×R+ such that (s,x) i,o−→ (s′,0) and (s′,0)∼ r′.
T and U are t-bisimilar if there exists a t-bisimulation ∼⊆ S×R such that (s0,0)∼ r0.
The following lemma proves that t-bisimilar machines have the same behavior.
Lemma 6. Given a TFSM with timeouts T = (S, I,O,λS,s0,∆S) and an untimed FSM U =(R, I∪{t},O∪
{t},λR,r0), if there exists a t-bisimulation ∼ such that (s0,0) ∼ r0 then for every timed input word
v = (i1, t1) . . . (im, tm) we have that t(BT (v)) = BU(t(v)).
Proof. The claim can be proved using the same argument of Lemma 4. See [2] for details.
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M1 q0 q1
i/o1
t = 1
t = 1
i/o2
(a) TFSM with timeouts
M2 q0
t ≤ 2 : i/o1
t > 2 : i/o2
(b) TFSM with timed guards
Figure 4: Expressivity counterexamples.
Lemma 7. A TFSM with timeouts and timed guards M is t-bisimilar to the abstract FSM AM.
Proof. The relation ∼= {((s,x),(s,〈n,n′〉)) | x ∈ 〈n,n′〉} is a t-bisimulation for M and AM.
Theorem 3. Let M and M′ be two TFSM with timeouts and timed guards. Then M and M′ are equivalent
if and only if the two abstract FSM AM and AM′ are equivalent.
3 Comparison of TFSM models
In this section we compare the TFSM models considered in this paper with respect to their expressivity. It
is easy to see that the class of TFSM with timeouts and timed guards includes both TFSM with timeouts
and TFSM with timed guards. We start our comparison by showing that TFSM with timed guards and
TFSM with timeouts are incomparable. To this end, consider the two TFSM of Figure 4: the following
lemmas prove that there is no TFSM with timed guards equivalent to the TFSM with timeouts M1, and
no TFSM with timeouts equivalent to the TFSM with timed guards M2.
Proposition 1. Let I = {i}, O = {o1,o2} and consider the complete TFSM with timeouts M1 depicted in
Figure 4(a). The behavior of M1 cannot be described by any TFSM with timed guards.
Proof. It is easy to see that M1, under input i, produces the output o1 only at those time instants t
such that 2n ≤ t < 2n+ 1 for some natural n, while for time instants t ′ such that 2n+ 1 ≤ t ′ < 2n+ 2
the machine produces the output o2. Suppose that there exists a complete TFSM with timed guards
M′1 = (S, I,O,λS,s0,∆S) that is equivalent to M1. Let tmax be the maximum value that appears on the
guards of the transitions exiting the initial state s0 of M′1 that are labelled with i/o1. Two cases may arise.
• tmax < +∞. In this case, let n be such that tmax < 2n+ 12 , and let w be the single-letter timed input
word (i,2n+ 12). M1 accepts w and produces the corresponding timed output word (o1,2n+
1
2).
Consider now the TFSM with timed guards M′1. At time 2n + 12 the TFSM M
′
1 is still in the
initial state s0. However, no active transition exiting s0 at time 2n+ 12 is labelled with i/o1, since
tmax < 2n+ 12 . Since M
′
1 is complete, there must exist an active transition from s0 at time 2n+ 12 ,
but this transition must be labelled with i/o2. Hence, under input w, M′1 must produce the timed
word (o2,2n+ 12), in contradiction with the hypothesis that M1 and M
′
1 are equivalent.
• tmax = +∞. In this case, there is a transition exiting s0 labelled with i/o1 and with an interval
〈t f ,+∞), for some t f <+∞. Let n be such that t f < 2n+1+ 12 , and let w be the single-letter timed
input word (i,2n+1+ 12). M1 accepts w and produces the output word (o2,2n+1+
1
2). Consider
now the TFSM with timed guards M′1. Since no input is received before, at time 2n+ 1+ 12 the
TFSM M′1 is still in the initial state s0. However, since t f < 2n+1+ 12 <+∞, a transition labelled
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Algorithm 1: Transform a loop-free TFSM with timeouts into a TFSM with timed guards
Input: A loop-free TFSM with timeouts M = (S, I,O,λS,s0,∆S)
1 while there exists s j ∈ S such that ∆S(s j)↓N < ∞ do
2 let s j ∈ S such that ∆S(s j)↓N < ∞;
3 let (sk,n) = ∆S(s j);
4 foreach (sk, i, [t1, t2),o,sh) ∈ λS do λS = λS∪{(s j, i, [t1 +n, t2 +n),o,sh)};
5 if ∆S(sk)↓N < ∞ then ∆S(s j) = (∆S(sk)↓S,∆S(sk)↓N+n) else ∆S(s j) = (s j,∞);
6 end
7 return (S, I,O,λS,s0);
with i/o1 is active at time 2n+ 1+ 12 . Hence, M
′
1 accepts w and produces the timed output word
(o1,2n+1+ 12). This is a contradiction with the hypothesis that M1 and M
′
1 are equivalent.
Proposition 2. Let I = {i}, O = {o1,o2} and consider the TFSM with timed guards M2 depicted in
Figure 4(b). The behavior of M2 cannot be described by any TFSM with timeouts.
Proof. It is easy to see that M2 (under input i) produces the output o1 only at those time instants t such
that t ≤ 2, while for time instants strictly greater than 2 the machine produces the output o2. Suppose
by contradiction that there exists a TFSM with timeouts M′2 = (S, I,O,λS,s0,∆S) that is equivalent to
M2, and consider the single-letter timed input word w = (i,2). We have that M2 accepts w and produces
the output o1 at time 2. Since M′2 is equivalent to M2, we have that w must be accepted by M′2 as well.
Let (s,x) be a timed state of M′2 such that (s0,0)
2
−→ (s,x). Since w is accepted, we have that there must
exist a transition (s, i,o1,s′) ∈ λS for some s′ ∈ S. Now, let w′ be the timed input word (i,2+ ε), for
some ε < 1 ≤ ∆S(s)↓N. By the definition of TFSM with timeouts, we have that (s0,0)
2+ε
−−→ (s,x+ ε);
thus w′ is accepted by M′2, which produces the output o1 at time 2+ ε , since the input/output transition
(s, i,o1,s′) ∈ λS can be triggered from the timed state (s,x+ ε). However, M2 produces the output o2
with input w′, in contradiction with the hypothesis that M2 and M′2 are equivalent.
The above examples show that, in general, TFSM with timeouts cannot be transformed into TFSM
with timed guards, and that TFSM with timed guards cannot be transformed into TFSM with timeouts.
We will now study the restrictions under which this transformation is possible,
Consider the TFSM with timeouts M1 of Figure 4(a): it shows that that cycles of timeout transitions
cannot be captured by a TFSM with timed guards. However, when there are no such cycles, we can use
Algorithm 1 to transform a TFSM with timeouts into a TFSM with timed guards.
Proposition 3. Given a TFSM with timeouts M without loops of timeout transitions, Algorithm 1 termi-
nates and builds a TFSM with timed guards that is equivalent to M.
Proof. See [2].
Consider now the TFSM with timed guards M2 of Figure 4(b): it suggests that transitions with left-
open guards (t1, t2〉 or with right-closed guards 〈t1, t2] cannot be captured by TFSM with timeouts. The
following proposition shows that if we force all guards to be left-closed and right-open intervals [t1, t2),
then the translation into a TFSM with timeouts is possible.
Proposition 4. The behavior of a TFSM with timed guards can be described by a TFSM with timeouts if
all guards are left-closed and right-open.
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Proof. Let M = (S, I,O,λS,s0) be a TFSM with timed guards where every transition (s, i,g,o,s′) ∈ λS
is such that g = [tmin, tmax) is a left-closed and right-open interval. We build a TFSM with timeouts
M′ = (S′, I,O,λ ′S,s′0,∆′S) equivalent to M as follows.
1. Given an enumeration of the states S = {s0,s1, . . . ,sn} of M, for each state s j ∈ S we define the
corresponding set Tj = {0 = t j0 < t
j
1 < · · · < t
j
m = ∞} as the set of all values that appear in the
guards of transitions departing from s j. The states of M′ are pairs (s j, [t jk , t
j
k+1)) where s j ∈ S is
a state of M and t jk , t
j
k+1 ∈ Tj. Intuitively, a state (s j, [t
j
k , t
j
k+1)) of M′ corresponds to the situation
when M is in state s j with clock value in the interval [t jk , t
j
k+1).
2. The timeout transition is defined as ∆′S((s j, [t
j
k , t
j
k+1))) = ((s j, [t
j
k+1, t
j
k+2)), t
j
k+1−t
j
k) when t
j
k+1 <∞,
and as ∆′S((s j, [t
j
k , t
j
k+1))) = ((s j, [t
j
k , t
j
k+1)),∞) when t
j
k+1 = ∞.
3. For every (s j, i, [tmin, tmax),o,sk) ∈ λS we put a transition ((s j, [t jh, t
j
h+1)), i,o,(sk, [0, tk1))) ∈ λ ′S for
every h such that tmin ≤ t jh and t
j
h+1 ≤ tmax.
4. The initial state of M′ is s′0 = (s0, [0, t01 )).
To prove that M and M′ have the same behavior, we have to show that for every sequence of
transitions (s j,0)
t
−→ (s j, t)
i,o
−→ (sk,0) of M there is a corresponding sequence in M′, and vice-versa.
Now, since (s j, t)
i,o
−→ (sk,0) is an input/output transition of M, we have that there exists a transition
(s j, i, [tmin, tmax),o,sk)∈ λS such that t ∈ [tmin, tmax). By 2., we have that ((s j, [0, t j1)),0)
t
−→ ((s j, [t
j
h , t
j
h+1)), t
′)
for some h such that t jh ≤ t < t
j
h+1, and with t ′= t−t
j
h. By 3., we have that ((s j, [t
j
h, t
j
h+1)), i,o,(sk, [0, tk1)))∈
λ ′S. Hence, ((s j, [0, t
j
1)),0)
t
−→ ((s j, [t
j
h , t
j
h+1)), t
′)
i,o
−→ ((sk, [0, tk1)),0) is a sequence of transitions of M′.
To conclude the proof, suppose that ((s j, [0, t j1)),0)
t
−→ ((s j, [t
j
h , t
j
h+1)), t
′)
i,o
−→ ((sk, [0, tk1)),0) is a se-
quence of transitions of M′. By 2., we have that h is such that t jh ≤ t < t
j
h+1. Since ((s j, [t
j
h, t
j
h+1)), t
′)
i,o
−→
((sk, [0, tk1)),0), we have that there exists a transition ((s j, [t
j
h , t
j
h+1)), i,o,(sk, [0, tk1))) ∈ λ ′S. By 3., there
exists a transition (s j, i, [tmin, tmax),o,sk) ∈ λS such that tmin ≤ t jh and t
j
h+1 ≤ tmax. Hence, we have proved
that (s j,0)
t
−→ (s j, t)
i,o
−→ (sk,0) is a valid sequence of transitions in M.
The results obtained in this section are summarized in Figure 5: neither TFSM with timed guards nor
TFSM with timeouts are sufficient to describe the behavior of each other, nor of TFSM with both timed
guards and timeouts. Moreover, we would like to point out that Algorithm 1 builds a TFSM with LCRO
guards from a loop-free TFSM with timeouts, and that the construction in the proof of Proposition 4
builds a loop-free TFSM with timeouts from a TFSM with LCRO guards. This allows us to conclude
that the two classes are equivalent.
4 Conclusions
In this paper, we investigated some models of deterministic TFSMs with a single clock: TFSMs with only
timed guards, TFSMs with only timeouts, and TFSMs with both timed guards and timeouts. We showed
that the behaviours of the timed FSMs are equivalent if and only if the behaviours of the companion
untimed FSMs obtained by time-abstracting bisimulations are equivalent. Moreover, we compared their
expressive power, characterizing subclasses of TFSMs with timed guards and of TFSMs with timeouts
that are equivalent to each other. These timed FSM models exhibit a good trade-off between expressive
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TFSM with timed guards and timeouts
TFSM with timeouts TFSM with timed guards
Loop-free TFSM with timeouts TFSM with LCRO timed guards
Untimed FSM
Figure 5: Comparison of TFSM models.
power and ease of analysis. We are currently generalizing these results to non-deterministic timed FSMs,
and comparing our models with classical FSMs and special classes of timed automata (e.g., with a single
clock). Future work includes deriving tests for a timed FSM with timed guards and timeouts, extending
the derivation for a timed FSM with timed guards and for a timed FSM with timeouts, respectively,
in [4] and in [9]. Finally, we will define the composition of timed FSMs and investigate the solution of
equations over timed FSMs to synthesize unknown timed FSMs [8].
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